H <M>ml[ lG lG lG lG w ?? Top Bottom Pads Vias Unrouted Dimension tPlace bPlace tOrigins bOrigins tNames bNames tValues bValues tStop bStop tCream bCream !" tFinish "! bFinish #$ tGlue $# bGlue %& tTest &% bTest '( tKeepout (' bKeepout )*
tRestrict *)
bRestrict ++
vRestrict ,, Drills -- Holes .. Milling // Measures 00 Document 11 Reference 22 dxf 34 tDocu 43 bDocu
56 tGND_GNDA 65 bGND_GNDA 87 wert [[ Nets \\ Busses ]] Pins ^^ Symbols __ Names `` Values aa Info bb Guide
d Muster ee Patch_Top ff Vscore hh Name tt Patch_BOT yy _tsilk zz _bsilk HeatSink
200bmp
201bmp
202bmp
203bmp
204bmp
205bmp
206bmp
207bmp
208bmp Descript SMDround cooling @ c 9 SparkFun 8 0805 + p 1 + (# p 2 1NAME 1Pn >VALUE"2Hp p "0H R * $ 1 * 8c $ 2 * p $ 3 * ) $ 4 * $ 5 1jpG ( >NAME &3 ̖ &3 3 &3 \ "0d d2 &3LY $m &3 "0| | 2 1d >VALUE . max6675 W-o * ,k L + * Ԕ L - 19,k + ( 0 " ) Ȝ) 8c { " ) | ) l { " ) l X l { " X l X| { " X8c XȜ{ " XȜ) Ȝ{ " ) 8c l)| { " X|X8c { %39 (F (F { " 39: 9J { " 3,k { cv SO08 + 2p * 2 + 2e * 7 + p * 1 + p * 3 + jJ p * 4 + e * 8 + e * 6 + jJ e * 5 " 'X Hq X " 'Hq X Hq g " 'Hq gg " 'gX & 3) & 3 & 3; a" & 3@ S & 3@ N S y & 3; N a" y & 3 N y & 3 N )y " 3] 8J ] P " 3] P] ȵ " 3] ȵ@ȵ " 3@ȵ@P " 3@P@8J " 3@8J ] 8J " 3] P@P 1 >NAME 1 >VALUE resistor
; < R0402 +
1 + d
2 " 3n " 3 @n@ &3\ &3
12 >NAME 12 >VALUE" 'v 9 " '9 9 " " '9 "v" " 'v"v & #1_
c ( R1206W1, >NAME 1 >VALUE" V@ " @ & 3"" & 3" @ "" " V" + r (#p 1 + : (#p 2 " 'ff& ` f& " '` f& ` " '` f " 'fff& & #H X "11 1 "01 l "2l l "3l 1 1 vB "P 6675 1 "P K-Type. vB /C4 .1uF 4r b . |
/FLIP l . Ԕ /JP1 4 D ( 5 . | J /U1 MAX6675 . F l /R1 0R . | /R2 0R @ Sa SCK > > "3) X "3 D[ ) "3Ԕ D[ D[ @ a CS > > "3Ԕ | X | @ a* MISO > > "3) X "3 ! ) "3Ԕ ! ! @ u GND > > > "0 ! $ ! "0 ! "0Ԕ !@ u $"3 "3 m "3m m "3m > @ , VCC > > > "0 $ "2 vB "0 "0Ԕ @ "\ N$4 > > "3 J PS "3 | J "3 $ | | @ u N$2 > > > "0 $ { "0{
"0
l "2 l M` l @ |!" N$1 > > "3 ) ) "3 vB ) "3 vB 1X05_LONGPADS TC-MINI SMALL OUTLINE INTEGRATED CIRCUIT
body 3.9 mm/JEDEC MS-012AA RESISTOR
chip RESISTOR
chip, wave soldering THERMOCOUPLEPLUG_MINI ( default * EAGLE Design Rules
Die Standard-Design-Rules sind so gewählt, dass sie für
die meisten Anwendungen passen. Sollte ihre Platine
besondere Anforderungen haben, treffen Sie die erforderlichen
Einstellungen hier und speichern die Design Rules unter
einem neuen Namen ab.
EAGLE Design Rules
The default Design Rules have been set to cover
a wide range of applications. Your particular design
may have different requirements, so please make the
necessary adjustments and save your customized
design rules under a new name.
(1*16) xV4 < ? ? ? ? ? ? ? ? ? ? 8c 2
dd^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ : e3% < default !Ce ͫm% 5 !Ce ͫl % 5 !Ce ͫ q % 5 !Ce ͫ% 5 !Ce ͫ?% 5 !Ce ͫ0|\% 5 !Ce ͫqR% 5 !Ce ͫR